mirror of
https://github.com/X11Libre/xf86-video-intel.git
synced 2026-03-25 09:59:28 +00:00
The PLL spreadsheet makes the precise register ranges allowed for each mode quite clear, and shows a few inaccuracies in the b-spec. In particular, the N register value may range from 1 to 6 instead of 3 to 8. This should close the gap we've seen in the reachable frequencies.